Janick Bergeron, Verification Methodology Manual for SystemVerilog
ISBN: 0387255389 | edition 2005 | PDF | 528 pages | 4 mb
ISBN: 0387255389 | edition 2005 | PDF | 528 pages | 4 mb
Offers users the first resource guide that combines both the methodology and basics of SystemVerilog Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly. Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.